
IDT70T651/9S
High-Speed 2.5V 256/128K x 36 Asynchronous Dual-Port Static RAM
Pin Names
Industrial and Commercial Temperature Ranges
Left Port
CE 0L , CE 1L
R/ W L
OE L
Right Port
CE 0R , CE 1R
R/ W R
OE R
Names
Chip Enables (Input)
Read/Write Enable (Input)
Output Enable (Input)
A 0R - A 17R
A 0L - A 17L
(1)
(1)
Address (Input)
I/O 0L - I/O 35L
SEM L
INT L
BUSY L
BE 0L - BE 3L
V DDQL
OPT L
ZZ L
I/O 0R - I/O 35R
SEM R
INT R
BUSY R
BE 0R - BE 3R
V DDQR
OPT R
ZZ R
M/ S
Data Input/Output
Semaphore Enable (Input)
Interrupt Flag (Output)
Busy Flag (Output)
Byte Enables (9-bit bytes) (Input)
Power (I/O Bus) (3.3V or 2.5V) (2) (Input)
Option for selecting V DDQX (2,3) (Input)
Sleep Mode Pin (4) (Input)
Master or Slave Select (Input) (5)
V DD
V SS
TDI
TDO
TCK
TMS
TRST
Power (2.5V) (2) (Input)
Ground (0V) (Input)
Test Data Input
Test Data Output
Test Logic Clock (10MHz) (Input)
Test Mode Select (Input)
Reset (Initialize TAP Controller) (Input)
5632 tbl 01
6
NOTES:
1. Address A 17 x is a NC for IDT70T659.
2. V DD , OPT X , and V DDQX must be set to appropriate operating levels prior to
applying inputs on I/O X .
3. OPT X selects the operating voltage levels for the I/Os and controls on that port.
If OPT X is set to V DD (2.5V), then that port's I/Os and controls will operate at 3.3V
levels and V DDQX must be supplied at 3.3V. If OPT X is set to V SS (0V), then that
port's I/Os and controls will operate at 2.5V levels and V DDQX must be supplied
at 2.5V. The OPT pins are independent of one another—both ports can operate
at 3.3V levels, both can operate at 2.5V levels, or either can operate at 3.3V
with the other at 2.5V.
4. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when
asserted. OPTx, INT x, M/ S and the sleep mode pins themselves (ZZx) are
not affected during sleep mode. It is recommended that boundry scan not be
operated during sleep mode.
5. BUSY is an input as a Slave (M/ S =V IL ) and an output when it is a Master
(M/ S =V IH ).